

Development of SiC Trench MOSFET with Novel Structure Enabling Lower Losses

Authors: Katsutoshi Sugawara* and Yutaka Fukui **

1. Introduction

Amid growing environmental awareness, the energy efficiency of power electronics equipment has been improved and SiC has been attracting attention as the next-generation power semiconductor material. Compared to conventional Si, the band gap of SiC is wider and the breakdown field is higher; moreover, SiC power devices have excellent properties. Mitsubishi Electric Corporation has been developing and mass-producing SiC-MOSFETs and SiC-SBDs and has commercialized products with a wide range of breakdown voltage classes, from 600 V for home appliances to 3.3 kV for electric railways.

To improve the energy efficiency of power electronics equipment, it is important to reduce the loss of the power devices used for such equipment. Mitsubishi Electric has been using planar-gate MOSFETs which feature low resistance. Meanwhile, for trench-gate MOSFETs, which have a structure where gate electrodes are buried in the drift layers, the unit cell size can be reduced compared to the planar type while higher integration is expected to reduce the on resistance. However, electric fields tend to concentrate on the trench bottoms of the trench type and such electric fields need to be reduced to ensure device reliability. Previously, Mitsubishi Electric proposed a structure where a p-type protective layer (BPW) provided at the trench bottom was grounded to reduce the electric field.⁽¹⁾ However, as shown in Fig. 1(a), higher integration was difficult because the unit cell pitch depends on the

size of BPW contact cell. To solve this problem, we developed the MIT2-MOS with a new device structure featuring an improved contact structure.

This paper describes the structure and performance of the MIT2-MOS.

2. MIT2-MOS

2.1 Structure of the MIT2-MOS

The MIT2-MOS is characterized by three implanted layers. Figure 1(b) is a schematic diagram of the MIT2-MOS.

The first layer is a BPW at the trench bottom and this is formed by opening a trench on the SiC drift layer and implanting p-type ions from the directly facing position. This BPW alleviates a high electric field applied to the trench bottom as described in Section 1. However, the potential of floating BPW is unstable, it causes the switching loss increases. In addition, a depletion layer formed by the BPW causes narrowing of the current paths between the PW and BPW and between the BPW and BPW, increasing the resistance.

The second layer SC is provided to solve the former problem. This is formed by implanting p-type ions diagonally to the opened trench. The BPW is grounded by the SC, which stabilizes the BPW potential and reduces the switching loss.⁽²⁾

The third layer JD is provided to solve the latter problem. It is formed by implanting n-type ions diagonally to the trench. Providing an n-layer with higher ion density than the n-SiC drift layer suppresses expansion of the depletion layer from the BPW and prevents the resistance from increasing due to narrowing of the current paths.⁽³⁾

MIT2-MOSs can be manufactured by low-energy ion implantation by tilted ion implantation to the trench walls. In addition, epitaxial re-growth after ion implantation is not required and so the devices can be manufactured by simple processes. Another advantage is that higher integration is easier thanks to the simple structure.




Fig. 1 Schematic diagrams of trench-gate MOSFET

2.2 Static characteristics of the MIT2-MOS

Generally, a MOSFET's threshold voltage (V_{th}) is in a trade-off relationship with the specific on resistance (R_{on}). Decreasing V_{th} lowers the R_{on} . However, a lower V_{th} makes it easier for a leakage current between the drain and source. In addition, V_{th} decreases as the temperature increases and so a high V_{th} is required depending on the application. Figure 2 shows the relationship between R_{on} and V_{th} . The assumed voltage class is 1.2 kV and the actual avalanche voltage is 1.5 kV. The graphs show that the increase in R_{on} in the high V_{th} region is suppressed for the trench type compared to the conventional planar type. For example, when V_{th} is 4.1 V, R_{on} is 1.9 $m\Omega cm^2$. This value is approximately half that of the planar type. Although Mitsubishi Electric reported that an increase in R_{on} could be suppressed in the high V_{th} region even for the planar type by applying re-oxidation to gate process,⁽⁴⁾ the trench type offers superior improvement effect.

Meanwhile, the input capacitance C_{iss} of the trench type is larger than that of the planar type because of an increase in the channel width density. As a performance index of FOM (figure of merit) for this, the product ($R_{on}C_{iss}$) of specific on resistance and input capacitance in Fig. 3 is often used. This index for the trench type is slightly smaller than that for the planar type and the trench type's product ($R_{on}C_{rss}$) of the specific on resistance and reverse capacitance is almost the same as that of the planar type. These results show that for chips with the same R_{on} , the chip size of the trench type is smaller and its C_{iss} is also smaller.

2.3 Dynamic characteristics of the MIT2-MOS

Table 1 compares the dynamic characteristics. When comparing the planar-gate MOS and MIT2-MOS at the same dV/dt by adjusting the external gate resistance R_g , dI/dt of the trench type is larger than that of the planar type. Although this makes the turn-on loss (E_{on}) smaller, the turn-off loss (E_{off}) of the trench type is larger. When the external gate resistance of the turn-off is changed such that dV/dt becomes equal to that of the turn-on and dV/dt and dI/dt are made larger, the sum of the trench type's E_{on} and E_{off} is smaller than that of the planar type.

2.4 Reliability of the MIT2-MOS

As described in Section 1, the electric field at the trench bottom of the trench type tends to be larger than that of the planar type. In addition, the crystalline face on which a gate oxide forms differs between the trench type and planar type and it is known that when strong gate stress is applied to the trench type, V_{th} shifts.⁽⁵⁾ Gate stress was applied to the MIT2-MOS and changes in the properties were examined. Figure 4 shows the results. When V_{th} was increased by 0.23 V by applying stress,

the increase in R_{on} was approximately 2% at room temperature and only 1% or less at 150°C. This is equal to the increase in R_{on} when V_{th} increased by 0.23 V in the relationship between R_{on} and V_{th} shown in Fig. 2. This reveals that the increase in R_{on} is caused only by the increase in V_{th} and that R_{on} itself is not increased by the application of stress. The switching loss also shifts in line with the increase in V_{th} and the sum of E_{on} and E_{off} before the stress was applied is the same as that after the stress was applied.




Fig. 2 Relationships between R_{on} and V_{th} for planer-gate MOSFET and MIT2-MOS at (a) R.T. and (b) 150 °C.




Fig. 3 V_{ds} dependences of $R_{on}C_{iss}$ and $R_{on}C_{rss}$

Vth shift may be caused by changes in the state of the gate oxide. To confirm this, two devices after stress was applied were subjected to a high-temperature reverse bias (HTRB) test. Figure 5 shows the changes in Vth measured during the test. As the stress was applied for a longer time, Vth decreased and after 200 hours, Vth hardly changed. The Vth shift amount when the application of stress began was 0.23 V, and had reduced by 0.20 V after 200 hours had passed, but then changed little up to 1,000 hours. These results show that 0.20 V among the shift amount of 0.23 V is a temporary shift and it changes based on the stress applied to the device. In addition, as a result of a 1,000-hour HTRB test, the increase in Ron and leakage current is limited to 5% or less. These results show that even devices for which Vth shift has occurred are not degraded by a HTRB test.

Table 1 Comparison of SW characteristics in planar-gate MOS and MIT2-MOS

		Planar-gate MOS	MIT2-MOS		
Threshold voltage Vth	V	1.8	3.7		
Turn-On					
Rg*1			A	B	A
dV/dt	kV/μs	8.0	8.0	6.0	8.0
dI/dt	kA/μs	1.8	2.1	1.78	2.1
Eon	mJ/P	1.1	0.8	1.8	0.8
Turn-Off					
Rg			B	B	A
dV/dt	kV/μs	10.0	10.0	10.0	15.0
dI/dt	kA/μs	0.9	1.1	1.1	2.6
Eoff	mJ/P	2.1	2.7	2.7	2.0
Eon + Eoff	mJ/P	3.2	3.5	4.5	2.8
vs planar type	%		+10.9	+40.6	-12.5

Note 1: Rg refers to the external gate resistance of the MOSFET.




Fig. 4 Changes of Ron after gate stress at (a) R.T. and (b) 150 °C.




Fig. 5 HTRB stabilities of Vth after gate stress

3. Conclusion

We have developed MIT2-MOSs that include BPWs which alleviate the electric fields applied to trench bottoms, SCs that ground the BPWs, and JDs that prevent narrowing of current paths. The rating of the developed 1.2 kV class MIT2-MOS (avalanche voltage of 1.5 kV), the threshold voltage is 4.1 V, and the specific on resistance is 1.9 mΩcm². This latter value is approximately half that of the planar type which is being commercialized. In addition, a large stress was applied to the gate to cause Vth shift of 0.23 V and the influence on the static characteristics, dynamic characteristics, and HTRB reliability was examined. The results showed no significant problems. Furthermore, 0.20 V among the Vth shift of 0.23 V was found to be a temporary shift. Thus, we have confirmed that the developed MIT2-MOS has excellent performance. We will continue to work toward mass-producing it.

References

- (1) Y. Kagawa, et al.: 4H-SiC Trench MOSFET with Bottom Oxide Protection, Mater. Sci. Forum 778, 919-922 (2014)
- (2) Y. Fukui, et al.: Effects of Grounding Bottom Oxide Protection Layer in Trench-Gate SiC-MOSFET by Tilted Al Implantation, Mater. Sci. Forum 1004, 764-769 (2020)
- (3) R. Tanaka, et al.: Performance Improvement of Trench-Gate SiC MOSFETs by Localized High-Concentration N-Type Ion Implantation, Mater. Sci. Forum 1004, 770-775 (2020)
- (4) T. Tanioka, et al.: High Performance 4H-SiC MOSFETs with Optimum Design of Active Cell and Re-Oxidation, PCIM Europe 2018, 879-884 (2018)
- (5) Peters, D., et al.: Investigation of threshold voltage stability of SiC MOSFETs, Proc. of 30th ISPSD, 40-43 (2018)